### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,052,679	04-2000	Aparicio et al.	706/15
*	В	US-5,937,432	08-1999	Yamaguchi et al.	711/154
*	С	US-5,852,815	12-1998	Thaler, Stephen L.	706/16
*	D	US-5,091,864	02-1992	Baji et al.	706/42
*	Е	US-5,182,794	01-1993	Gasperi et al.	706/25
*	F	US-5,166,539	11-1992	Uchimura et al.	706/26
*	G	US-5,353,383	10-1994	Uchimura et al.	706/27
*	Н	US-5,467,429	11-1995	Uchimura et al.	706/26
*	T	US-5,671,335	09-1997	Davis et al.	706/25
*	J	US-7,016,886	03-2006	Cabana et al.	706/39
*	к	US-6,801,655	10-2004	Woodall, Roger L.	382/156
*	L	US-6,707,935	03-2004	Kramer, Alan	382/124
*	М	US-6,581,049	06-2003	Aparicio et al.	706/39

# FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	т					

### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Dynamic model of dual layer neural network for vertebrate retina Yagi, T.; Funahashi, Y.; Ariki, F.; Neural Networks, 1989. IJCNN., International Joint Conference on 18-22 June 1989 Page(s):787 - 789 vol.1 Digital Object Identifier 10.1109/IJCNN.1989.118668
*	v	Memory based processor array for artificial neural networks Youngsik Kim; Mi-Jung Noh; Tack-Don Han; Shin-Dug Kim; Sung-Bong Yang; Neural Networks,1997., International Conference on Volume 2, 9-12 June 1997 Page(s):969 - 974 vol.2 Digital Object Identifier 10.1109/ICNN.1997.616157
*	w	Implementation of ANN on RISC processor array Hiraiwa, A.; Fujita, M.; Kurosu, S.; Arisawa, S.; Inoue, M.; Application Specific Array Processors, 1990. Proceedings of the International Conference on 5-7 Sept. 1990 Page(s):677 - 688 Digital Object Identifier 10.1109/ASAP.1990.145502
*	×	Neural Network Based Memory Access Prediction Support for SoC Dynamic Reconfiguration Chtourou, S.; Chtourou, M.; Hammami, O.; Neural Networks, 2006. IJCNN '06. International Joint Conference on 0-0 0 Page(s):2823 - 2829 Digital Object Identifier 10.1109/IJCNN.2006.247210

"A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Application/Control No. Applicant(s)/Patent Under Reexamination 10/560,666 HERCUS, ROBERT GEORGE Examiner Art Unit Page 2 of 4 Michael B. Holmes 2129

#### II S PATENT DOCUMENTS

	U.S. PATENT DOCUMENTS					
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification	
	Α	US-				
	В	US-				
	С	US-				
	D	US-				
	Е	US-				
	F	US-				
	G	US-				
	Н	US-				
	T	US-				
	J	US-				
	к	US-				
	L	US-				
	м	US-				

### FOREIGN PATENT DOCUMENTS

	TOREIGN TATERT BOOMERTO					
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	т					

### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	RAP: a ring array processor for multilayer perceptron applications Morgan, N.; Beck, J.; Allman, E.; Beer, J.; Acoustics, Speech, and Signal Processing, 1990. ICASSP-90., 1990 International Conference on 3-6 April 1990 Page(s):1005 - 1008 vol.2 Digital Object Identifier 10.1109/ICASSP.1990.116058
*	v	Out-of-core backpropagation Diegert, C.; Neural Networks, 1990, 1990 IJCNN International Joint Conference on 17-21 June 1990 Page(s):97 - 103 vol.2 Digital Object Identifier 10.1109/IJCNN.1990.137701
*	w	Learning algorithms for suppressing motion clutter in airborne array radar Johnson, J.D.; Li, H., Culpepper, E.B.; Blasch, E.P.; Klopf, A.H., Aerospace and Electronics Conference, 1997. NAECON 1997., Proceedings of the IEEE 1997 National Volume 2, 14-17 July 1997 Page(s):840 - 845 vol.2 Digital Object Identifier 10.1109/NAECON.1997.622738
*	×	Hopfield associative memory on mesh Ayoubi, R.A.; Ziade, H.A.; Bayoumi, M.A.; Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on Volume 5, 23-26 May 2004 Page(s):V-800 - V-803 Vol.5

A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Application/Control No.

10/560,666

Examiner

Michael B. Holmes

Applicant(s)/Patent Under
Reexamination
HERCUS, ROBERT GEORGE
Art Unit
Page 3 of 4

### ILS PATENT DOCUMENTS

	U.S. PATENT DOCUMENTS					
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification	
	Α	US-				
	В	US-				
	С	US-				
	D	US-				
	Е	US-				
	F	US-				
	G	US-		-		
	Н	US-				
	T	US-				
	J	US-				
	к	US-				
	L	US-				
	м	US-				

#### FOREIGN PATENT DOCUMENTS

	TOTAL STATE OF THE					
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	т					

### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	C-NNAP: a dedicated platform for binary neural networks Kennedy, J.V.; Austin, J.; Pack, R.; Cass, B.; Artificial Neural Networks, Fifth International Conference on (Conf. Publ. No. 440) 7-9 July 1997 Page(s):161 - 186
*	v	Minimisation of torque ripple in a switched reluctance motor using a neural network Reay, D.S.; Green, T.C.; Williams, B.W.; Artificial Neural Networks, 1993., Third International Conference on 25-27 May 1993 Page(s):224 - 228
*	w	The chaos in the synchrony of abnormal oscillations in a pair of neurons coupled via gap junctionGe Manling; Guo Hongyong; Dong Guoya; Jia Wenyan; Li Ying; Sun Minggui; Wang Baozhu; Yan Weili; Signal Processing, 2004. Proceedings. ICSP '04, 2004 7th International Conference on Volume 3, 31 Aug4 Sept. 2004 Page(s):2210 - 2213 vol.3
*	×	Hardware realization of novel pulsed neural networks based on delta-sigma modulation with GHA learning rule Murahashi, Y.; Doki, S.; Okuma, S.; Circuits and Systems, 2002. APCCAS '02. 2002 Asia-Pacific Conference on Volume 2, 28-31 Oct. 2002 Page(s):157 - 162 vol.2 Digital Object Identifier 10.1109/APCCAS.2002.1115144

"A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Application/Control No. 10/560,666		Applicant(s)/Patent Under Reexamination HERCUS, ROBERT GEORGE		
	Examiner	Art Unit		
	Michael B. Holmes	2129	Page 4 of 4	

#### II S PATENT DOCUMENTS

	U.S. PATENT DOCUMENTS					
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification	
	Α	US-				
	В	US-				
	С	US-				
	D	US-				
	Е	US-				
	F	US-				
	G	US-				
	Н	US-				
	T	US-				
	J	US-				
	к	US-				
	L	US-				
	м	US-				

### FOREIGN PATENT DOCUMENTS

	TOREIGN PATENT BOOMERTO					
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	т					

### NON-PATENT DOCUMENTS

*	_	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Curvature and orientation estimation by neuronal structures Tanaka, J.S.; Manoel, E.T.M.; da Fontoura Costa, L.; Computer Graphics and Image Processing, 2000. Proceedings XIII Brazilian Symposium on 17-20 Oct. 2000 Page(s):44 - 51 Digital Object Identifier 10.1109/SIBGRA.2000.883893
*	v	Basic characteristics of hardware neuron model based on CMOS negative resistance: realization of post-inhibitory rebound firing and its application Kanoh, S.; Kumagai, H.; Futami, R.; Hoshimiya, N.; Neural Information Processing, 1999. Proceedings. ICCNIP 3968-hiternational Conference on Volume 2, 16-20-Nov. 1999 Page(e):579 –564-vol.2
	w	
	х	

"A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.